## **IN THE CLAIMS**

What is claimed is:

- A method for making a semiconductor device comprising:
  forming a metal NMOS gate electrode on a first part of a substrate; and
  forming a silicide PMOS gate electrode on a second part of the substrate.
- 2. The method of claim 1 wherein the first part of the substrate comprises a first gate dielectric layer and the second part of the substrate comprises a second gate dielectric layer.
- 3. The method of claim 2 wherein the first gate dielectric layer and the second gate dielectric layer each comprise silicon dioxide.
- 4. The method of claim 2 wherein the first gate dielectric layer comprises a high-k gate dielectric layer and the second gate dielectric layer comprises silicon dioxide.
- 5. The method of claim 4 wherein the high-k gate dielectric layer is formed by atomic layer chemical vapor deposition, and comprises a material selected from the group consisting of hafnium oxide, hafnium silicon oxide, lanthanum oxide, zirconium oxide, zirconium oxide, zirconium oxide, barium strontium titanium oxide, barium titanium oxide, strontium titanium oxide, yttrium oxide, aluminum oxide, lead scandium tantalum oxide, and lead zinc niobate.
- 6. The method of claim 1 wherein the metal NMOS gate electrode comprises a material that is selected from the group consisting of hafnium, zirconium, titanium, tantalum, aluminum, and a metal carbide.
- 7. The method of claim 1 wherein the silicide PMOS gate electrode comprises a material selected from the group consisting of nickel silicide, cobalt silicide, and titanium silicide.

- 8. The method of claim 1 wherein the metal NMOS gate electrode has a workfunction that is between about 3.9 eV and about 4.2 eV, and the silicide PMOS gate electrode has a midgap workfunction that is between about 4.3 eV and about 4.8 eV.
- 9. A method for making a semiconductor device comprising:

forming a first polysilicon layer, which is bracketed by a pair of sidewall spacers, on a first gate dielectric layer, and a p-type polysilicon layer on a second gate dielectric layer;

removing the first polysilicon layer to generate a trench that is positioned between the pair of sidewall spacers;

forming an n-type metal layer within the trench; and converting substantially all of the p-type polysilicon layer to a silicide.

- 10. The method of claim 9 wherein the first gate dielectric layer and the second gate dielectric layer each comprise silicon dioxide, and wherein the first polysilicon layer and the p-type polysilicon layer are each between about 100 and about 2,000 angstroms thick.
- 11. The method of claim 9 wherein a wet etch process that is selective for the first polysilicon layer over the p-type polysilicon layer is applied to remove the first polysilicon layer.
- 12. The method of claim 9 wherein the n-type metal layer comprises a material that is selected from the group consisting of hafnium, zirconium, titanium, tantalum, aluminum, and a metal carbide, and wherein all of the p-type polysilicon layer is converted to a silicide.
- 13. A method for making a semiconductor device comprising:

forming an n-type polysilicon layer, which is bracketed by a pair of sidewall spacers, on a first gate dielectric layer, and a p-type polysilicon layer on a second gate dielectric layer;

EV 409 362 011 US 14 P18244

applying a wet etch process that is selective for the n-type polysilicon layer over the p-type polysilicon layer to remove the n-type polysilicon layer without removing significant portions of the p-type polysilicon layer, generating a trench that is positioned between the pair of sidewall spacers, and exposing the first gate dielectric layer;

removing the exposed first gate dielectric layer;

forming a high-k gate dielectric layer on the substrate at the bottom of the trench; forming an n-type metal layer on the high-k gate dielectric layer to generate a metal NMOS gate electrode; and

converting the p-type polysilicon layer to a silicide to generate a silicide PMOS gate electrode.

## 14. The method of claim 13 wherein:

the high-k gate dielectric layer is formed by atomic layer chemical vapor deposition, and comprises a material selected from the group consisting of hafnium oxide, hafnium silicon oxide, lanthanum oxide, zirconium oxide, zirconium silicon oxide, tantalum oxide, barium strontium titanium oxide, barium titanium oxide, strontium titanium oxide, yttrium oxide, aluminum oxide, lead scandium tantalum oxide, and lead zinc niobate;

the n-type metal layer comprises a material that is selected from the group consisting of hafnium, zirconium, titanium, tantalum, aluminum, and a metal carbide; and the silicide comprises a material selected from the group consisting of nickel silicide, cobalt silicide, and titanium silicide.

15. The method of claim 13 wherein the wet etch process comprises exposing the ntype polysilicon layer to an aqueous solution that includes between about 2 and about 30 percent of a source of hydroxide by volume.

- 16. The method of claim 15 wherein the source of hydroxide comprises a compound that is selected from the group consisting of ammonium hydroxide and tetramethyl ammonium hydroxide.
- 17. A semiconductor device comprising:

a metal NMOS gate electrode that is formed on a first part of a substrate; and a silicide PMOS gate electrode that is formed on a second part of the substrate.

18. The semiconductor device of claim 17 wherein:

the first part of the substrate comprises a first gate dielectric layer and the second part of the substrate comprises a second gate dielectric layer;

the metal NMOS gate electrode is between about 100 and about 2,000 angstroms thick, has a workfunction that is between about 3.9 eV and about 4.2 eV, and comprises a material that is selected from the group consisting of hafnium, zirconium, titanium, tantalum, aluminum, and a metal carbide; and

the silicide PMOS gate electrode is between about 100 and about 2,000 angstroms thick, has a midgap workfunction that is between about 4.3 eV and about 4.8 eV, and comprises a material selected from the group consisting of nickel silicide, cobalt silicide, and titanium silicide.

- 19. The method of claim 18 wherein the first gate dielectric layer and the second gate dielectric layer each comprise silicon dioxide.
- 20. The method of claim 18 wherein the second gate dielectric layer comprises silicon dioxide, and the first gate dielectric layer is a high-k gate dielectric layer that comprises a material selected from the group consisting of hafnium oxide, hafnium silicon oxide, lanthanum oxide, zirconium oxide, zirconium silicon oxide, tantalum oxide, barium

strontium titanium oxide, barium titanium oxide, strontium titanium oxide, yttrium oxide, aluminum oxide, lead scandium tantalum oxide, and lead zinc niobate.

EV 409 362 011 US 17 P18244